1 dépôt
Awesome GitHub RepositoriesCache Banked Memory Optimizations
Hardware techniques to increase cache bandwidth by splitting data arrays into accessible banks.
Distinct from Bandwidth Maximization: Distinct from general bandwidth maximization by focusing specifically on multi-port banked memory arrays.
Explore 1 awesome GitHub repository matching software engineering & architecture · Cache Banked Memory Optimizations. Refine with filters or upvote what's useful.
Awesome Cache Banked Memory Optimizations GitHub Repositories
Trouvez les meilleurs dépôts grâce à l'IA.Nous recherchons les dépôts les plus pertinents grâce à l'IA.
- openxiangshan/xiangshan
OpenXiangShan/XiangShan
7,081Voir sur GitHubXiangShan is a high-performance RISC-V processor core and a hardware description language framework. It provides a construction-based system for designing, simulating, and verifying complex processor micro-architectures and peripheral devices. The project includes a high-performance CPU simulator used for architectural exploration and functional verification of processor execution. The project implements a superscalar out-of-order CPU architecture that uses renaming and reorder buffers to execute instructions in parallel. It generates synthesizable Verilog files from hardware descriptions to
Enhances memory access speed through the implementation of multi-port banked data arrays.
Scalachiselmicroarchitecturerisc-v
