enjoy-digital/litex

Features

• FPGA Hardware Design - Provides a scriptable framework for defining the structural layouts and architectures of FPGA-based SoCs.
• SoC System Integration - Integrates processor softcores, memory controllers, and peripheral interfaces into a functional system-on-chip architecture.
• Hardware System Architectures - Generates complete hardware layouts by integrating processor softcores with system buses and memory banks.
• Hardware Synthesis Toolchains - Orchestrates multiple vendor and open-source synthesis toolchains to automate the transformation of hardware descriptions into deployable bitstreams.
• Digital Logic Verification - Provides a verification environment for testing functional behavior and protocol timing of hardware designs through simulation.
• Hardware Description Frameworks - Uses a high-level Python scriptable framework to programmatically define and generate hardware description language code.
• Interface Implementations - Implements standard communication interfaces like PCIe, Ethernet, and USB into custom SoC designs.
• Processor Core Integration - Supports the incorporation of various processor softcores into the system with custom interrupt and memory configurations.
• Hardware Map Generation - Automatically generates detailed hardware architecture descriptions, including memory maps and register locations.
• SoC Development Frameworks - Offers a scriptable framework for designing system-on-chips by automating the generation of hardware descriptions and memory maps.
• Hierarchical Bus Interconnects - Manages data movement between CPU cores and peripherals using standardized hierarchical bus and stream protocols.
• System-on-Chip Integration - Creates custom digital hardware by integrating processor cores, memory controllers, and peripheral interfaces into a single chip architecture.
• Bare-Metal Runtimes - Deploys low-level BIOS and language runtimes directly onto processor softcores for native execution without an operating system.
• Bare Metal Deployment Environments - Bootstraps language runtimes directly on processor softcores for native execution without an operating system.
• Digital Core Interconnections - Connects diverse hardware components using standard bus and stream protocols for efficient data exchange.
• Hardware Bus Architectures - Manages data movement protocols and bus architectures for communication between cores, memory, and peripherals.
• Embedded Firmware Development - Supports the development of low-level BIOS and software libraries to manage boot processes, network stacks, and flash storage.
• Logic Design Simulations - Verifies the functional behavior of hardware description code or full system designs before physical deployment.
• External Memory Controllers - Provides control of SDRAM and DDR interfaces to provide system memory for firmware and buffering.
• Bitstream Generation - Transforms hardware descriptions into deployable binary files using open-source and vendor toolchains.
• Cross-Platform Bitstream Generation - Transforms script-defined architectures into deployable binaries compatible with various FPGA hardware targets.
• Hardware Behavior Simulations - Enables verification of system behavior using fast digital logic simulations before deploying to physical hardware.
• Hardware Design Loading - Transfers compiled hardware images to a target board via UART or direct hardware interfaces.
• Hardware Interface Connectivity - Connects standard interfaces such as Ethernet, PCIe, and SD cards into a unified digital system.
• Host-Bridge Implementations - Connects a host PC to a system on a chip through hardware interfaces to control and debug the memory map.
• Logic Signal Analysis - Allows inspection and analysis of digital signals within a running system using bridges and logic analyzers.
• PCIe Bus Interfacing - Implements high-speed data exchange between the SoC and host computer via PCIe bus interfaces.
• Peripheral Integration - Implements standard communication interfaces like PCIe, Ethernet, and USB to enable data exchange between a custom chip and external hosts.
• Linux-Capable Architectures - Provides the hardware architecture and peripheral set necessary to boot a full Linux kernel.
• Standard USB Device Emulations - Mimics standard USB device types to enable communication between custom hardware and a host computer.
• Debugging Communication Bridges - Establishes a hardware communication link between a host PC and the target SoC to inspect memory maps and registers.
• Network Connections - Supports establishing Ethernet hardware connectivity using standard physical layer interfaces.
• System Integration Validation - Checks system-level generation and processor policies to ensure the full hardware architecture is integrated correctly.
• Bare Metal Development - Provides tools for writing low-level BIOS and system software to bootstrap runtimes directly on custom processor cores.
• Custom Kernel Booting - Integrates memory management units and storage controllers to enable the loading and execution of custom kernels.
• Mixed-Language Project Support - Enables the combination of different hardware description languages within a single SoC project.
• Multi-Language Logic Integration - Combines disparate hardware description languages into a single project through a unified generation flow.
• Embedded Software Validation - Tests BIOS and host-side software to ensure compiled firmware interacts correctly with the physical hardware.
• Hardware Core Verifications - Verifies the functional correctness of individual hardware blocks and communication protocols using simulators.
• HDL Synthesis Verification - Ensures generated hardware description code is compatible and correctly converted across multiple vendor toolchains.
• Interconnect Logic Testing - Provides tools to verify the behavior of buses and DMA controllers to ensure reliable data movement across the SoC.

Star history