darklife/darkriscv

Features

• RISC-V ISA Implementations - Implements the RISC-V instruction set and its architectural extensions in synthesizable hardware logic.
• ISA-to-Hardware Mappings - Translates standard RISC-V assembly instructions into the hardware signals that drive the CPU execution pipeline.
• SoC System Integration - Combines processor cores with memory and communication interfaces to create a functioning hardware system.
• System-on-Chip Integration - Provides a framework to combine processor cores with memory and communication interfaces for SoC architectures.
• Hardware Description Languages - Utilizes hardware description languages to define processor logic and system components for synthesis.
• FPGA - Provides a toolset for automating the build and programming process for FPGA hardware targets.
• Hardware Synthesis Toolchains - Coordinates the synthesis, place-and-route, and bitstream generation process via automated Linux shell scripts.
• Hardware Debuggers - Provides a command-line interface for verifying processor state by manipulating registers and dumping memory.
• Embedded Systems Debugging - Enables low-level analysis of RISC-V processor state by manipulating registers and dumping memory.
• Bitstream Programming - Implements utilities to program synthesized bitstreams directly onto programmable logic boards.
• Synthesis Automation Tools - Includes scripts and project files for automating the synthesis and programming of hardware designs on Linux.
• Physical Register Mapping - Implements physical register mapping to allow external software to control hardware behavior via specific address locations.
• Hardware Debugging Interfaces - Provides a command-line interface for real-time hardware verification by manipulating registers and dumping memory.

Star history