awesome-repositories.com
Blog
MCP
awesome-repositories.com

Discover the best open-source repositories with AI-powered search.

ExploreCurated searchesOpen-source alternativesSelf-hosted softwareBlogSitemap
ProjectMCP serverAboutHow we rankPress
LegalPrivacyTerms
© 2026 Bringes Technology SRL·VAT RO45896025·hello@awesome-repositories.com
darklife avatar

darklife/darkriscv

0
View on GitHub↗
2,490 stars·320 forks·Verilog·bsd-3-clause·10 views

Darkriscv

darkriscv is a collection of tools and projects for RISC-V processor implementation, hardware debugging, and automated FPGA synthesis. It provides a hardware design that implements a RISC-V processor core and system components for deployment on programmable logic.

The project includes a hardware debugger with a command-line interface for verifying processor state by manipulating registers and dumping memory on a hardware target. It also features a set of scripts and project files to automate the synthesis and programming of hardware designs within a Linux environment.

The codebase covers hardware description language projects for system-on-chip integration, mapping instruction-set architectures to hardware signals, and combining processor cores with memory and communication interfaces.

Features

  • RISC-V ISA Implementations - Implements the RISC-V instruction set and its architectural extensions in synthesizable hardware logic.
  • ISA-to-Hardware Mappings - Translates standard RISC-V assembly instructions into the hardware signals that drive the CPU execution pipeline.
  • SoC System Integration - Combines processor cores with memory and communication interfaces to create a functioning hardware system.
  • System-on-Chip Integration - Provides a framework to combine processor cores with memory and communication interfaces for SoC architectures.
  • Hardware Description Languages - Utilizes hardware description languages to define processor logic and system components for synthesis.
  • FPGA - Provides a toolset for automating the build and programming process for FPGA hardware targets.
  • Hardware Synthesis Toolchains - Coordinates the synthesis, place-and-route, and bitstream generation process via automated Linux shell scripts.
  • Hardware Debuggers - Provides a command-line interface for verifying processor state by manipulating registers and dumping memory.
  • Embedded Systems Debugging - Enables low-level analysis of RISC-V processor state by manipulating registers and dumping memory.
  • Bitstream Programming - Implements utilities to program synthesized bitstreams directly onto programmable logic boards.
  • Synthesis Automation Tools - Includes scripts and project files for automating the synthesis and programming of hardware designs on Linux.
  • Physical Register Mapping - Implements physical register mapping to allow external software to control hardware behavior via specific address locations.
  • Hardware Debugging Interfaces - Provides a command-line interface for real-time hardware verification by manipulating registers and dumping memory.

Star history

Star history chart for darklife/darkriscvStar history chart for darklife/darkriscv

How this analysis was created: This summary and feature list were written by an AI model that read the project's README and public documentation pages. Each feature links to the documentation it came from; stars, license and language come straight from the GitHub API. The model does not read the source code, and the analysis is refreshed when the project is re-analysed. Learn more on our About page.

AI search

Explore more awesome repositories

Describe what you need in plain English — the AI ranks thousands of curated open-source projects by relevance.

Start searching with AI

Frequently asked questions

What does darklife/darkriscv do?

darkriscv is a collection of tools and projects for RISC-V processor implementation, hardware debugging, and automated FPGA synthesis. It provides a hardware design that implements a RISC-V processor core and system components for deployment on programmable logic.

What are the main features of darklife/darkriscv?

The main features of darklife/darkriscv are: RISC-V ISA Implementations, ISA-to-Hardware Mappings, SoC System Integration, System-on-Chip Integration, Hardware Description Languages, FPGA, Hardware Synthesis Toolchains, Hardware Debuggers.

What are some open-source alternatives to darklife/darkriscv?

Open-source alternatives to darklife/darkriscv include: enjoy-digital/litex — LiteX is an FPGA SoC development suite and SoC builder framework used to programmatically design system-on-chips. It… clash-lang/clash-compiler — Clash is a functional hardware compiler and hardware description language compiler that translates strongly typed… apache/nuttx — NuttX is a POSIX-compliant real-time operating system designed for microcontrollers ranging from 8-bit to 64-bit… project-chip/connectedhomeip — This project is an open-source software development kit and framework for implementing the Matter smart home standard.… riscv/riscv-isa-manual — The RISC-V ISA Reference Manual is the official technical specification defining the RISC-V instruction set… atopile/atopile — atopile is an electronic design automation software and hardware description language that enables the definition of…

Open-source alternatives to Darkriscv

Similar open-source projects, ranked by how many features they share with Darkriscv.
  • enjoy-digital/litexenjoy-digital avatar

    enjoy-digital/litex

    3,963View on GitHub↗

    LiteX is an FPGA SoC development suite and SoC builder framework used to programmatically design system-on-chips. It provides a hardware description toolchain that uses a scriptable framework to define hardware layouts and automate the generation of hardware description language code. The project distinguishes itself by orchestrating multiple vendor and open-source toolchains to synthesize digital logic and generate deployable bitstreams. It supports multi-language logic integration, allowing disparate hardware description languages to be combined into a single project. The framework covers

    Pythonfpgahardwaresystem-on-chip
    View on GitHub↗3,963
  • clash-lang/clash-compilerclash-lang avatar

    clash-lang/clash-compiler

    1,599View on GitHub↗

    Clash is a functional hardware compiler and hardware description language compiler that translates strongly typed functional programs written in Haskell into synthesizable VHDL, Verilog, and SystemVerilog code. It serves as a development tool allowing digital designers to write hardware descriptions in functional languages and compile them directly to FPGA targets and physical netlists. The compilation infrastructure covers structural hardware compilation, including graph-based code normalization, functional language translation, and netlist generation. It features type-level clock domain saf

    Haskellasicfpgahardware-description-language
    View on GitHub↗1,599
  • apache/nuttxapache avatar

    apache/nuttx

    3,912View on GitHub↗

    NuttX is a POSIX-compliant real-time operating system designed for microcontrollers ranging from 8-bit to 64-bit architectures. It provides a deterministic execution environment with a real-time task scheduler and a POSIX embedded kernel to ensure portable code execution across diverse hardware targets. The project distinguishes itself through a comprehensive hardware abstraction layer that provides standardized drivers for I2C, SPI, CAN, and USB across various semiconductor chipsets. It also features an embedded networking stack supporting TCP, UDP, IPv4, and IPv6, alongside industrial proto

    Cembeddedmcumicrocontroller
    View on GitHub↗3,912
  • project-chip/connectedhomeipproject-chip avatar

    project-chip/connectedhomeip

    8,586View on GitHub↗

    This project is an open-source software development kit and framework for implementing the Matter smart home standard. It provides a universal IPv6-based application layer and a cluster-based data model to ensure interoperability between diverse smart home devices and controllers. The system is distinguished by its multi-transport network abstraction, which maps Bluetooth LE, Thread, and Wi-Fi implementations to a common layer. It includes specialized tooling for secure device commissioning via QR codes and NFC, as well as a comprehensive over-the-air firmware update system for distributing s

    C++build-with-matterchipconnected-devices
    View on GitHub↗8,586
See all 30 alternatives to Darkriscv→