awesome-repositories.com
Blog
MCP
awesome-repositories.com

Discover the best open-source repositories with AI-powered search.

ExploreCurated searchesOpen-source alternativesSelf-hosted softwareBlogSitemap
ProjectMCP serverAboutHow we rankPress
LegalPrivacyTerms
© 2026 Bringes Technology SRL·VAT RO45896025·hello@awesome-repositories.com
pervognsen avatar

pervognsen/bitwiseArchived

0
View on GitHub↗
5,250 stars·233 forks·C·other·25 views

Bitwise

Bitwise is a computer architecture education kit and a comprehensive set of guides for building a custom CPU, operating system, and compiler from scratch. It serves as a CPU design tutorial and a practical framework for implementing a unique instruction set architecture.

The project provides a custom instruction set architecture toolchain, including resources for creating a matching assembler and compiler. It further includes a hardware development guide for synthesizing computer components and peripheral controllers for deployment on programmable logic devices and FPGAs.

The kit covers full-stack systems engineering, spanning hardware emulation development, operating system implementation with task switching, and the creation of custom compiler toolchains. It includes instructions for building a complete computer system, from the initial hardware logic to the final software stack.

Features

  • Computer Systems Education - Serves as a comprehensive education kit for building a full hardware and software stack from scratch.
  • Step-by-Step Tutorials - A step-by-step walkthrough for creating a processor using hardware description languages and simulating its behavior.
  • Full-Stack Systems Engineering - Provides a comprehensive framework for building a complete computer system from hardware logic to the final software stack.
  • Task Schedulers - Implements a microcontroller operating system that manages concurrent tasks through a custom scheduler.
  • Computer Architecture Curricula - Offers an educational kit and implementation exercises focused on processor design and low-level system architecture.
  • Control Logic Design - Provides the logic for developing CPU and peripheral controllers using hardware description languages.
  • Custom CPU Architecture Design - Enables the design of custom computer architectures from scratch using hardware description languages.
  • FPGA Hardware Design - Provides a comprehensive guide for designing synthesizable computer components and controllers for FPGAs.
  • HDL Logic Synthesis - Provides instructions for synthesizing computer components and peripheral controllers using hardware description languages for FPGA deployment.
  • CPU Architectures - Provides educational resources and logic for creating custom processor architectures for FPGA synthesis.
  • Paging and Context Switching - Implements a kernel that manages concurrent execution through state-saving and restoring during context switches.
  • Operating System Kernels - Provides a practical guide for building kernels and task-switching systems to manage concurrent processes.
  • Operating System Development - Guides the development of complete operating systems, ranging from simple task-switchers to full systems with GUIs.
  • Hardware Emulators - Implements software simulators to validate CPU behavior and hardware peripherals without requiring physical equipment.
  • Cycle-Accurate Emulators - Implements a cycle-accurate simulation of the processor and peripherals by tracking state changes on every clock tick.
  • Processor Emulators - Ships software to simulate processor logic and validate instructions before physical hardware deployment.
  • Compiler Toolchain Development - Includes guides for creating a custom compiler and assembler to bootstrap a target architecture from a host system.
  • Educational Toolchains - Provides resources for building a unique instruction set architecture with a matching assembler and compiler for educational purposes.
  • CPU Emulation Libraries - Simulates processor instruction sets by mapping opcodes to software functions that manipulate virtual registers and memory.
  • Language Implementation - Provides a framework for implementing a complete programming language from scratch to target a custom CPU.
  • Virtual Hardware Simulators - Creates cycle-accurate models of memory and interface components to facilitate system development without physical hardware.
  • FPGA Development Guides - Guides the synthesis of computer components and peripheral controllers for deployment on FPGAs.
  • Implementation Courses - Offers a practical framework for learning to build a microcontroller kernel with task switching and memory management.
  • Emulated Hardware Debuggers - Includes tools for creating software simulators and debuggers to validate the functionality of the custom CPU.
  • Architecture-Specific Generators - Provides a backend that translates abstract syntax trees into machine-specific instructions for a custom CPU architecture.
  • Developer Streams - Educational series on building systems from scratch in C and Python.
  • Game Development Tutorials - A series on low-level programming and game engine development.

Star history

Star history chart for pervognsen/bitwiseStar history chart for pervognsen/bitwise

How this analysis was created: This summary and feature list are AI-generated from collected project material and can contain mistakes. Stars, license and language are imported from GitHub. Inclusion does not mean that we have tested or audited this project. Check the source documentation for any feature you depend on. Learn more on our About page.

AI search

Explore more awesome repositories

Describe what you need in plain English — the AI ranks thousands of curated open-source projects by relevance.

Start searching with AI

Projects sharing features with Bitwise

These projects share indexed features with Bitwise. Shared tags can include platform or build tooling; verify the primary use case before treating a result as a replacement.
  • gurugio/lowlevelprogramming-universitygurugio avatar

    gurugio/lowlevelprogramming-university

    12,555View on GitHub↗

    This project is a comprehensive educational framework designed to guide learners through the complexities of systems engineering and low-level software development. It provides structured learning paths that integrate hardware simulation, source code analysis, and project-based exercises to help developers master the foundational concepts of computer architecture, operating systems, and firmware design. The curriculum distinguishes itself by emphasizing direct interaction with system internals, requiring learners to examine and modify existing open-source kernel and driver implementations. By

    arduinoassemblyassembly-language-programming
    View on GitHub↗12,555
  • geohot/fromthetransistorgeohot avatar

    geohot/fromthetransistor

    6,524View on GitHub↗

    This project consists of technical instructional guides and a structured computer science curriculum designed to teach the construction of a full computing stack from transistors up to a web browser. It provides a 12-week educational course that covers the fundamental domains of computer architecture and digital logic design. The curriculum is distinguished by its first-principles approach, guiding the learner through the engineering of CPUs, FPGAs, and PCBs using digital logic and hardware description languages. It includes specific syllabi for building a hardware design, a TCP/IP network st

    View on GitHub↗6,524
  • serenityos/serenitySerenityOS avatar

    SerenityOS/serenity

    33,477View on GitHub↗

    SerenityOS is a complete, self-hosted desktop operating system built from the kernel up. It features a monolithic kernel architecture that manages system services, hardware drivers, and networking within a single address space. The system provides a full computing environment, including a proprietary windowing system and a suite of native desktop applications, all while maintaining a POSIX-compliant interface for standard system programming. The project is distinguished by its integrated development workflow, which relies on a cross-compilation build pipeline to generate system images from ho

    C++browserc-plus-plusdesktop-environment
    View on GitHub↗33,477
  • ghdl/ghdlghdl avatar

    ghdl/ghdl

    2,759View on GitHub↗

    GHDL is a compiler and simulator for VHDL hardware descriptions. It functions as a multi-pass analysis elaborator that resolves design hierarchies and dependencies to prepare hardware descriptions for simulation or synthesis. The project transforms VHDL source code into executable binaries for high-speed digital design verification and serves as a synthesis tool that converts descriptions into structural netlists compatible with vendor or open-source flows. It also implements the Language Server Protocol to provide static analysis, autocomplete, and code navigation for VHDL files. The toolse

    VHDLcompilergccghdl
    View on GitHub↗2,759
Compare all 30 related projects→

Frequently asked questions

What does pervognsen/bitwise do?

Bitwise is a computer architecture education kit and a comprehensive set of guides for building a custom CPU, operating system, and compiler from scratch. It serves as a CPU design tutorial and a practical framework for implementing a unique instruction set architecture.

What are the main features of pervognsen/bitwise?

The main features of pervognsen/bitwise are: Computer Systems Education, Step-by-Step Tutorials, Full-Stack Systems Engineering, Task Schedulers, Computer Architecture Curricula, Control Logic Design, Custom CPU Architecture Design, FPGA Hardware Design.

Which projects share features with pervognsen/bitwise?

Projects with overlapping indexed features include: gurugio/lowlevelprogramming-university — This project is a comprehensive educational framework designed to guide learners through the complexities of systems… geohot/fromthetransistor — This project consists of technical instructional guides and a structured computer science curriculum designed to teach… serenityos/serenity — SerenityOS is a complete, self-hosted desktop operating system built from the kernel up. It features a monolithic… ghdl/ghdl — GHDL is a compiler and simulator for VHDL hardware descriptions. It functions as a multi-pass analysis elaborator that… yosyshq/picorv32 — picorv32 is a size-optimized RISC-V CPU core and synthesizable processor IP designed for integration into FPGA and… amhndu/simplenes — SimpleNES is a C++ application that simulates original Nintendo Entertainment System hardware to run legacy games on…