1 रिपॉजिटरी
Awesome GitHub RepositoriesSimulation Contexts
Structures used to share settings and interfaces across multiple simulation model instances.
Distinct from Context Sharing: Specifically targets simulation model state sharing rather than request-response middleware state.
Explore 1 awesome GitHub repository matching software engineering & architecture · Simulation Contexts. Refine with filters or upvote what's useful.
Awesome Simulation Contexts GitHub Repositories
AI के साथ बेहतरीन रिपॉजिटरी खोजें।हम AI का उपयोग करके सबसे सटीक रिपॉजिटरी खोजेंगे।
- verilator/verilator
verilator/verilator
3,365GitHub पर देखेंVerilator is a hardware simulation engine and toolchain that translates Verilog and SystemVerilog hardware description languages into optimized C++ or SystemC models. It functions as a compiler and transpiler, converting hardware designs into executable binaries to achieve high-speed simulation and integration into software environments. The project distinguishes itself by focusing on simulation acceleration through the generation of optimized C++ classes and cycle-accurate models. It provides a SystemVerilog linter for static analysis of hardware designs and a hardware coverage analyzer to t
Provides a shared simulation context structure to coordinate settings and interfaces across multiple model instances.
SystemVerilogcompilerscpprtl
