awesome-repositories.com
المدونة
MCP
awesome-repositories.com

اكتشف أفضل مستودعات المصادر المفتوحة باستخدام بحث مدعوم بالذكاء الاصطناعي.

استكشفعمليات بحث منسقةبدائل مفتوحة المصدربرمجيات ذاتية الاستضافةالمدونةخريطة الموقع
المشروعخادم MCPحولكيفية ترتيب النتائجالصحافة
قانونيالخصوصيةالشروط
© 2026 Bringes Technology SRL·VAT RO45896025·hello@awesome-repositories.com
·

2 مستودعات

Awesome GitHub RepositoriesBandwidth Maximization

Techniques using high-bandwidth memory and on-chip buffers to reduce data movement latency.

Distinct from Memory Access Pattern Optimizers: Distinct from Memory Access Pattern Optimizers: focuses on the hardware resource utilization (HBM, on-chip buffers) to reduce latency rather than just the software access pattern

Explore 2 awesome GitHub repositories matching software engineering & architecture · Bandwidth Maximization. Refine with filters or upvote what's useful.

Awesome Bandwidth Maximization GitHub Repositories

اعثر على أفضل المستودعات باستخدام الذكاء الاصطناعي.سنبحث عن أفضل المستودعات المطابقة باستخدام الذكاء الاصطناعي.
  • infrasys-ai/aisystemالصورة الرمزية لـ Infrasys-AI

    Infrasys-AI/AISystem

    17,017عرض على GitHub↗

    AISystem is a comprehensive AI full-stack infrastructure project covering the entire pipeline from AI chip architecture to high-level training frameworks. It encompasses the development of AI compiler frameworks, inference engines, and distributed training orchestrators designed to coordinate workloads across a heterogeneous compute stack of CPUs, GPUs, and NPUs. The project focuses on the deep integration of software and hardware, employing software-hardware co-design to align tensor layouts with physical memory structures. It provides specialized capabilities for accelerating Transformer mo

    Uses high-bandwidth memory and on-chip buffers to reduce movement latency and minimize external memory access for large parameters.

    Jupyter Notebookaiaiinfraaisys
    عرض على GitHub↗17,017
  • openxiangshan/xiangshanالصورة الرمزية لـ OpenXiangShan

    OpenXiangShan/XiangShan

    7,081عرض على GitHub↗

    XiangShan is a high-performance RISC-V processor core and a hardware description language framework. It provides a construction-based system for designing, simulating, and verifying complex processor micro-architectures and peripheral devices. The project includes a high-performance CPU simulator used for architectural exploration and functional verification of processor execution. The project implements a superscalar out-of-order CPU architecture that uses renaming and reorder buffers to execute instructions in parallel. It generates synthesizable Verilog files from hardware descriptions to

    Enhances memory access speed through the implementation of multi-port banked data arrays.

    Scalachiselmicroarchitecturerisc-v
    عرض على GitHub↗7,081
  1. Home
  2. Software Engineering & Architecture
  3. Shared Memory Management
  4. Memory Access Profilers
  5. Tiled Memory Access Patterns
  6. Memory Access Pattern Optimizers
  7. Bandwidth Maximization

استكشف الوسوم الفرعية

  • Cache Banked Memory OptimizationsHardware techniques to increase cache bandwidth by splitting data arrays into accessible banks. **Distinct from Bandwidth Maximization:** Distinct from general bandwidth maximization by focusing specifically on multi-port banked memory arrays.