awesome-repositories.com
博客
MCP
awesome-repositories.com

通过 AI 驱动的搜索,发现最优秀的开源仓库。

探索精选搜索开源替代品自托管软件博客网站地图
项目MCP 服务器关于排名机制媒体报道
法律隐私政策服务条款
© 2026 Bringes Technology SRL·VAT RO45896025·hello@awesome-repositories.com
·

9 个仓库

Awesome GitHub RepositoriesTiled Memory Access Patterns

Techniques for organizing data movement into structured blocks to maximize cache locality.

Distinct from Memory Access Profilers: Focuses on memory access patterns for compute kernels, distinct from general memory access profiling.

Explore 9 awesome GitHub repositories matching software engineering & architecture · Tiled Memory Access Patterns. Refine with filters or upvote what's useful.

Awesome Tiled Memory Access Patterns GitHub Repositories

用 AI 发现最棒的仓库。我们将通过 AI 为您搜索最匹配的仓库。
  • triton-lang/tritontriton-lang 的头像

    triton-lang/triton

    19,504在 GitHub 上查看↗

    Triton is a parallel computing framework and high-level programming language designed for writing custom compute kernels. It functions as a deep learning compiler, translating complex mathematical operations into high-throughput instructions that maximize hardware utilization and memory efficiency on graphics processing units. The framework distinguishes itself through a hardware-agnostic compute abstraction that allows developers to define kernels without manual low-level tuning. It employs just-in-time compilation to generate optimized binary instructions at runtime, utilizing static data f

    Organizes data movement into structured blocks to maximize cache locality and minimize latency.

    MLIR
    在 GitHub 上查看↗19,504
  • infrasys-ai/aisystemInfrasys-AI 的头像

    Infrasys-AI/AISystem

    17,017在 GitHub 上查看↗

    AISystem is a comprehensive AI full-stack infrastructure project covering the entire pipeline from AI chip architecture to high-level training frameworks. It encompasses the development of AI compiler frameworks, inference engines, and distributed training orchestrators designed to coordinate workloads across a heterogeneous compute stack of CPUs, GPUs, and NPUs. The project focuses on the deep integration of software and hardware, employing software-hardware co-design to align tensor layouts with physical memory structures. It provides specialized capabilities for accelerating Transformer mo

    Uses high-bandwidth memory and on-chip buffers to reduce movement latency and minimize external memory access for large parameters.

    Jupyter Notebookaiaiinfraaisys
    在 GitHub 上查看↗17,017
  • federico-busato/modern-cpp-programmingfederico-busato 的头像

    federico-busato/Modern-CPP-Programming

    15,808在 GitHub 上查看↗

    This project is a comprehensive educational resource and programming course covering C++ language semantics and features from C++03 through C++26. It provides structured tutorials and technical guides focused on modern C++ development. The material offers specialized instruction on template metaprogramming, including the use of type traits and compile-time computations. It features detailed guides on concurrency and parallelism for multi-core execution, as well as a reference for software design applying SOLID principles and RAII. Additionally, it covers build performance optimization to redu

    Covers optimization of memory access patterns to maximize CPU cache efficiency and minimize latency.

    HTMLc-plus-pluscode-qualitycompilers
    在 GitHub 上查看↗15,808
  • nvidia/cutlassNVIDIA 的头像

    NVIDIA/cutlass

    9,904在 GitHub 上查看↗

    Cutlass is a collection of C++ templates and Python interfaces for implementing high-performance linear algebra operations on NVIDIA GPUs. It provides a kernel composition framework for designing custom GPU kernels and a mixed-precision tensor library capable of executing operations across diverse data formats, ranging from 64-bit floating point to 4-bit integers. The project features a toolkit for operator fusion that integrates activation functions and bias calculations directly into matrix multiplication kernels to reduce memory passes. It also includes a Python-based domain-specific langu

    Organizes data movement into structured blocks to maximize cache locality across the GPU memory hierarchy.

    C++cppcudadeep-learning
    在 GitHub 上查看↗9,904
  • xlite-dev/leetcudaxlite-dev 的头像

    xlite-dev/LeetCUDA

    9,694在 GitHub 上查看↗

    LeetCUDA is a collection of high-performance GPU kernel libraries focusing on memory optimization, activation functions, and attention mechanisms. It serves as a reference library for CUDA kernel implementations, ranging from basic element-wise operations to complex neural network components, and provides Python bindings to integrate these kernels into deep learning workflows. The project is distinguished by its focus on low-level hardware optimizations. This includes the use of tensor cores for half-precision matrix multiplication, asynchronous data pipelining with double buffering, and shar

    Implements fine-grained tiling to manage memory usage and maintain constant complexity at the hardware level.

    Cudacudacuda-12cuda-cpp
    在 GitHub 上查看↗9,694
  • openxiangshan/xiangshanOpenXiangShan 的头像

    OpenXiangShan/XiangShan

    7,081在 GitHub 上查看↗

    XiangShan is a high-performance RISC-V processor core and a hardware description language framework. It provides a construction-based system for designing, simulating, and verifying complex processor micro-architectures and peripheral devices. The project includes a high-performance CPU simulator used for architectural exploration and functional verification of processor execution. The project implements a superscalar out-of-order CPU architecture that uses renaming and reorder buffers to execute instructions in parallel. It generates synthesizable Verilog files from hardware descriptions to

    Enhances memory access speed through the implementation of multi-port banked data arrays.

    Scalachiselmicroarchitecturerisc-v
    在 GitHub 上查看↗7,081
  • flashlight/flashlightflashlight 的头像

    flashlight/flashlight

    5,443在 GitHub 上查看↗

    Flashlight is a standalone C++ machine learning library and tensor library used for building and training neural networks. It functions as a comprehensive neural network framework and automatic differentiation engine, providing the tools to construct computation graphs and calculate gradients via backpropagation. The project serves as a distributed training framework, utilizing all-reduce operations to synchronize gradients and parameters across multiple compute nodes and devices. It distinguishes itself through deep integration of high-performance tensor manipulation, native device memory in

    Reduces memory allocations and improves performance by fusing multiple function calls into a single kernel call.

    C++
    在 GitHub 上查看↗5,443
  • tile-ai/tilelangtile-ai 的头像

    tile-ai/tilelang

    5,226在 GitHub 上查看↗

    TileLang is a Python-embedded domain-specific language compiler that JIT-compiles and autotunes GPU kernels. It uses a tile-based DSL, automatic software pipelining, and parallel autotuning to generate optimized GPU kernels at runtime. It supports tensor core operations with Pythonic syntax, automatic memory management, and thread mapping. The compiler searches over tile sizes, thread counts, and scheduling policies, compiling and benchmarking candidates in parallel to find the fastest kernel. It also caches compiled binaries and tuning results to disk for reuse across sessions. TileLang inc

    Optimizes memory access patterns using layout annotations, swizzling, and pipelining for GPU kernels.

    Python
    在 GitHub 上查看↗5,226
  • dendibakh/perf-ninjadendibakh 的头像

    dendibakh/perf-ninja

    3,754在 GitHub 上查看↗

    perf-ninja is a collection of educational resources and curricula focused on CPU architecture, memory hierarchies, SIMD programming, and low-level performance engineering. It provides instructional material and practical labs for identifying and fixing CPU bottlenecks, such as cache misses and branch mispredictions. The project differentiates itself through specialized training in hardware-level optimizations, including the use of compiler intrinsics for SIMD vectorization and the implementation of branchless predicate execution to eliminate pipeline stalls. It also covers advanced binary-lev

    Provides techniques for rearranging loop iterations to ensure contiguous memory traversal and improve cache efficiency.

    C++
    在 GitHub 上查看↗3,754
  1. Home
  2. Software Engineering & Architecture
  3. Shared Memory Management
  4. Memory Access Profilers
  5. Tiled Memory Access Patterns

探索子标签

  • Memory Access Pattern Optimizers2 个子标签Optimizes memory access patterns through layout annotations, cache swizzling, and pipelining for compute kernels. **Distinct from Tiled Memory Access Patterns:** Distinct from Tiled Memory Access Patterns: focuses on applying optimizations (swizzling, pipelining) to access patterns, not just describing the patterns.