1 repository
Interfaces that provide metadata about the simulation state to external software components.
Distinguishing note: Focuses on simulator metadata retrieval via DPI, not network packet inspection or UI scaling.
Explore 1 awesome GitHub repository matching operating systems & systems programming · Simulation Context APIs. Refine with filters or upvote what's useful.
Verilator is a hardware simulation engine and toolchain that translates Verilog and SystemVerilog hardware description languages into optimized C++ or SystemC models. It functions as a compiler and transpiler, converting hardware designs into executable binaries to achieve high-speed simulation and integration into software environments. The project distinguishes itself by focusing on simulation acceleration through the generation of optimized C++ classes and cycle-accurate models. It provides a SystemVerilog linter for static analysis of hardware designs and a hardware coverage analyzer to t
Retrieves simulator metadata like calling scope and line numbers from within DPI-imported C functions.