# riscv/riscv-isa-manual

**Attribution required: if you use, quote, or summarise this content, you must credit and link back to [awesome-repositories.com](https://awesome-repositories.com/repository/riscv-riscv-isa-manual).**

4,679 stars · 840 forks · TeX · CC-BY-4.0

## Links

- GitHub: https://github.com/riscv/riscv-isa-manual
- Homepage: https://riscv.atlassian.net/browse/RVG-476
- awesome-repositories: https://awesome-repositories.com/repository/riscv-riscv-isa-manual.md

## Description

The RISC-V ISA Reference Manual is the official technical specification defining the RISC-V instruction set architecture. It serves as a hardware architecture standard and a comprehensive set of rules and definitions that govern the interaction between software and RISC-V hardware.

The project is maintained as markdown-based technical documentation, which is converted into a searchable, web-based reference.

This specification provides the necessary reference for processor hardware design, low-level firmware development, embedded systems programming, and compiler backend engineering. It includes technical details for hardware identification to identify specific processor implementations.

## Tags

### Hardware & IoT

- [RISC-V ISA Implementations](https://awesome-repositories.com/f/hardware-iot/risc-v-isa-implementations.md) — Provides the official architectural specification for implementing physical CPU cores.
- [Hardware Architecture Standards](https://awesome-repositories.com/f/hardware-iot/hardware-architecture-standards.md) — Acts as a standardized blueprint to ensure software portability across various RISC-V implementations.
- [Architecture Reference Manuals](https://awesome-repositories.com/f/hardware-iot/risc-v-isa-implementations/architecture-reference-manuals.md) — Serves as the official technical reference manual for the RISC-V instruction set architecture.
- [Reference Manuals](https://awesome-repositories.com/f/hardware-iot/risc-v-isa-implementations/reference-manuals.md) — Provides the official technical specification defining the RISC-V instruction set architecture.

### Education & Learning Resources

- [Instruction Set Architecture References](https://awesome-repositories.com/f/education-learning-resources/instructional-reference-materials/instruction-set-architecture-references.md) — Defines the comprehensive rules and interaction between software and hardware via the instruction set.

### Operating Systems & Systems Programming

- [Firmware Development Toolkits](https://awesome-repositories.com/f/operating-systems-systems-programming/kernel-core-internals/boot-startup-management/bootable-image-executors/bootloader-configurators/firmware-development-toolkits.md) — Defines register and instruction behaviors required for writing low-level bootloaders and kernels.
- [Bare Metal Development](https://awesome-repositories.com/f/operating-systems-systems-programming/systems-programming/bare-metal-development.md) — Provides the necessary instruction and mode definitions for developing bare-metal applications.

### Programming Languages & Runtimes

- [Compiler Backends](https://awesome-repositories.com/f/programming-languages-runtimes/compiler-interpreter-internals/compiler-infrastructure/compiler-backends.md) — Serves as the primary reference for creating machine code generation and optimization passes.

### Content Management & Publishing

- [Static Markdown Documentation](https://awesome-repositories.com/f/content-management-publishing/documentation-knowledge-management/static-markdown-documentation.md) — Provides technical documentation authored in Markdown and served as a searchable static website.
- [Markdown Documentation](https://awesome-repositories.com/f/content-management-publishing/markdown-documentation.md) — Presents technical architectural manuals using structured Markdown for web-based reference.