# logisim-evolution/logisim-evolution **Attribution required: if you use, quote, or summarise this content, you must credit and link back to [awesome-repositories.com](https://awesome-repositories.com/repository/logisim-evolution-logisim-evolution).** 7,244 stars · 961 forks · Java · GPL-3.0 ## Links - GitHub: https://github.com/logisim-evolution/logisim-evolution - awesome-repositories: https://awesome-repositories.com/repository/logisim-evolution-logisim-evolution.md ## Topics `circuit` `circuits` `digital-circuit` `digital-circuits` `digital-logic` `digital-logic-design` `education` `fpga` `logic` `logisim` `logisim-evolution` `simulator` `timing-diagram` `verilog` `vhdl` ## Description Logisim Evolution is a digital logic simulator and schematic editor used for designing and verifying digital circuits. It functions as a tool for digital circuit design and real-time logic simulation, allowing users to create schematic representations of electronic hardware using gates and registers. The software distinguishes itself by providing hardware description language tools that allow for the definition of custom component behavior and the translation of visual schematics into synthesis-ready code for FPGA hardware deployment. It also serves as a bridge for physical hardware integration, mapping simulated designs to physical electronic boards for validation. The platform covers a broad range of capabilities including timing and signal analysis via chronograms, hierarchical subcircuit encapsulation for reusable component grouping, and memory state management for RAM and ROM components. It further supports the export of circuit designs into vector graphics formats and the extension of hardware modules through pluggable component libraries. The project is implemented as a cross-platform Java application. ## Tags ### Hardware & IoT - [Digital Logic Design Tools](https://awesome-repositories.com/f/hardware-iot/digital-logic-design-tools.md) — Provides a visual schematic editor for creating and designing digital logic circuits using gates and registers. - [Schematic Capture Editors](https://awesome-repositories.com/f/hardware-iot/layout-versus-schematic-verifiers/schematic-capture-editors.md) — Provides a visual editor for designing digital logic circuits using gates, registers, and custom subcircuits. ([source](https://github.com/logisim-evolution/logisim-evolution#readme)) - [Automated Hardware Generation](https://awesome-repositories.com/f/hardware-iot/automated-hardware-generation.md) — Translates visual circuit designs into synthesis-ready hardware description code for deployment on programmable chips. ([source](https://github.com/logisim-evolution/logisim-evolution/blob/main/CHANGES.md)) - [HDL Component Specifications](https://awesome-repositories.com/f/hardware-iot/custom-component-definitions/hdl-component-specifications.md) — Enables specification of custom circuit component behavior using a hardware description language. ([source](https://github.com/logisim-evolution/logisim-evolution/blob/main/CITATION.cff)) - [FPGA Hardware Design](https://awesome-repositories.com/f/hardware-iot/fpga-hardware-design.md) — Translates visual designs into synthesizable code for deployment on FPGA hardware. - [HDL Behavioral Definitions](https://awesome-repositories.com/f/hardware-iot/hdl-logic-synthesis/hdl-behavioral-definitions.md) — Allows the definition of custom component behavior using a hardware description language for precise simulation. - [Logic Signal Analysis](https://awesome-repositories.com/f/hardware-iot/logic-signal-analysis.md) — Provides tools for capturing and visualizing digital signal transitions to debug the temporal behavior of sequential circuits. - [Hardware Integration](https://awesome-repositories.com/f/hardware-iot/integration-performance/hardware-interfacing-integration/hardware-integration.md) — Maps simulated schematics to physical electronic hardware to validate digital designs on real boards. ([source](https://github.com/logisim-evolution/logisim-evolution/blob/main/CITATION.cff)) - [Physical Hardware Mapping](https://awesome-repositories.com/f/hardware-iot/physical-hardware-mapping.md) — Bridges simulated digital schematics with physical electronic boards to validate designs on real hardware. - [Reusable Subcircuit Grouping](https://awesome-repositories.com/f/hardware-iot/reusable-subcircuit-grouping.md) — Allows users to group sets of components into custom blocks for reuse across a project. ([source](https://github.com/logisim-evolution/logisim-evolution#readme)) - [Schematic-to-HDL Translation](https://awesome-repositories.com/f/hardware-iot/schematic-to-hdl-translation.md) — Translates visual schematic layouts into synthesis-ready hardware description code for FPGA deployment. - [Simulated Memory Management](https://awesome-repositories.com/f/hardware-iot/simulated-memory-management.md) — Provides a hex editor and interface to manage the data states of RAM and ROM components. ([source](https://github.com/logisim-evolution/logisim-evolution/blob/main/CHANGES.md)) ### Graphics & Multimedia - [Logic Circuit Simulation](https://awesome-repositories.com/f/graphics-multimedia/logic-circuit-simulation.md) — Simulates digital logic behavior by treating the circuit as a directed graph of components. ### Programming Languages & Runtimes - [Hardware Description Languages](https://awesome-repositories.com/f/programming-languages-runtimes/programming-language-varieties/hardware-description-languages.md) — Supports the use of hardware description languages to model the behavior of electronic circuits. ### Software Engineering & Architecture - [Event-Driven Signal Systems](https://awesome-repositories.com/f/software-engineering-architecture/architectural-design-patterns/event-driven-signal-systems.md) — Implements an event-driven system to propagate signal changes across digital logic components in real time. - [Circuit Signal Chronograms](https://awesome-repositories.com/f/software-engineering-architecture/software-architecture/diagramming-standards/text-to-diagram-generators/timing-diagram-generators/circuit-signal-chronograms.md) — Provides chronograms to visualize signal transitions over time for debugging sequential logic. - [Hierarchical Subcircuit Encapsulation](https://awesome-repositories.com/f/software-engineering-architecture/stateful-logic-encapsulation/hierarchical-subcircuit-encapsulation.md) — Enables the creation of reusable subcircuits to simplify complex digital designs through hierarchical encapsulation. ### Testing & Quality Assurance - [Digital Logic Simulation Modes](https://awesome-repositories.com/f/testing-quality-assurance/environment-simulations/real-time-simulation-modes/digital-logic-simulation-modes.md) — Executes logic simulations to verify timing diagrams, state transitions, and signal propagation in real-time. ([source](https://github.com/logisim-evolution/logisim-evolution#readme)) ### Part of an Awesome List - [Electronic Design Tools](https://awesome-repositories.com/f/awesome-lists/devtools/electronic-design-tools.md) — Graphical environment for designing and simulating digital logic circuits.