awesome-repositories.com
Blog
MCP
awesome-repositories.com

Entdecke die besten Open-Source-Repositories mit KI-gestützter Suche.

EntdeckenKuratierte SuchenOpen-Source-AlternativenSelf-hosted SoftwareBlogSitemap
ProjektMCP-ServerÜber unsRanking-MethodikPresse
RechtlichesDatenschutzAGB
© 2026 Bringes Technology SRL·VAT RO45896025·hello@awesome-repositories.com
·

2 Repos

Awesome GitHub RepositoriesHardware Device Synchronization

Mechanisms for aligning timing and operation across multiple physical hardware units using external clocks and triggers.

Distinguishing note: None of the candidates relate to hardware timing or device synchronization; they are focused on UI selection, AI math, or software inheritance.

Explore 2 awesome GitHub repositories matching hardware & iot · Hardware Device Synchronization. Refine with filters or upvote what's useful.

Awesome Hardware Device Synchronization GitHub Repositories

Finde die besten Repos mit KI.Wir suchen mit KI nach den am besten passenden Repositories.
  • greatscottgadgets/hackrfAvatar von greatscottgadgets

    greatscottgadgets/hackrf

    7,875Auf GitHub ansehen↗

    This project is a software-defined radio platform designed to capture, analyze, and broadcast radio frequency signals across a wide spectrum. It provides a programmable hardware interface for transmitting and receiving radio signals, enabling spectrum analysis and wireless data monitoring. The system is distinguished by its ability to synchronize multiple devices using a shared external clock and hardware triggers to ensure precise timing and sample accuracy. It supports advanced signal routing, allowing ports to be mapped based on frequency or time to enable specialized operations like pseud

    Coordinate multiple radio units using a shared external clock and hardware triggering for precise timing.

    Chackrfhardwareradio
    Auf GitHub ansehen↗7,875
  • iree-org/ireeAvatar von iree-org

    iree-org/iree

    3,819Auf GitHub ansehen↗

    IREE is an MLIR-based compiler toolchain and runtime designed to translate machine learning models from various frameworks into optimized binaries for execution across diverse hardware targets. It provides a unified pipeline to ingest models from PyTorch, TensorFlow, JAX, and ONNX, lowering them into a common intermediate representation for deployment on CPUs, GPUs, and bare-metal embedded systems. The project distinguishes itself through a bytecode virtual machine and a hardware abstraction layer that decouple high-level model logic from specific hardware instruction sets. It supports sophis

    Aligns operation timing and sequence across different hardware queues using binary events and timeline semaphores.

    C++compilercudajax
    Auf GitHub ansehen↗3,819
  1. Home
  2. Hardware & IoT
  3. Hardware Device Synchronization