1 مستودع
Awesome GitHub RepositoriesHardware Timing Modeling
Capabilities for simulating hardware-specific delays and event-driven temporal behavior.
Distinct from Simulation Flow Controllers: Focuses on hardware logic timing and delay statements rather than general simulation flow control like pause/resume.
Explore 1 awesome GitHub repository matching software engineering & architecture · Hardware Timing Modeling. Refine with filters or upvote what's useful.
Awesome Hardware Timing Modeling GitHub Repositories
اعثر على أفضل المستودعات باستخدام الذكاء الاصطناعي.سنبحث عن أفضل المستودعات المطابقة باستخدام الذكاء الاصطناعي.
- verilator/verilator
verilator/verilator
3,365عرض على GitHubVerilator is a hardware simulation engine and toolchain that translates Verilog and SystemVerilog hardware description languages into optimized C++ or SystemC models. It functions as a compiler and transpiler, converting hardware designs into executable binaries to achieve high-speed simulation and integration into software environments. The project distinguishes itself by focusing on simulation acceleration through the generation of optimized C++ classes and cycle-accurate models. It provides a SystemVerilog linter for static analysis of hardware designs and a hardware coverage analyzer to t
Provides the ability to execute delay statements and event controls to model accurate hardware temporal behavior.
SystemVerilogcompilerscpprtl
